DO-254 FPGA Level In-Target Testing
DO-254/CTS™ is a certifiable at-speed FPGA level in-hardware verification environment dedicated to address the stringent guidelines of DO-254 Section 6 Verification Process. It provides a feasible solution such that FPGA level requirements are easily preserved and verified from RTL simulation to hardware...
Prototyping in a FLASH!
Aldec® and Microsemi have joined together, offering a new, innovative, reprogrammable prototyping solution for Microsemi RTAX-S/SL, RTAX-DSP and RTSX-SU space-fight system designs. Unlike the traditional OTP (One Time Programmable) anti-fuse space-qualified FPGAs, the Aldec prototype adaptor uses...
Large FPGA and ASIC Verification
Riviera-PRO is a multi-platform, high-performance, mixed-language RTL and gate-level simulator for ASIC and FPGA designs. Riviera-PRO includes advanced debugging tools and support of advanced verification methodologies with SystemC and SystemVerilog, Assertions Based Verification (ABV), Transaction Level...
FPGA Design “Made easy”
Active-HDL™ is a Windows® based integrated FPGA Design and Simulation solution. Active-HDL includes a full HDL graphical design tool suite and RTL/gate-level mixed-language Simulator. The design flow manager evokes 80 plus EDA and FPGA tools, during design, simulation, synthesis and implementation...
Design Rule Checking ALINT™ design analysis tool decreases verification time dramatically by identifying critical issues early in the design stage. Smart design rule checking (linting) points out coding style, functional, and structural problems that are extremely difficult to debug in simulators and prevents them from spreading into the downstream stages of design flow. The tool features highly customizable and intuitive framework that...
Read MoreArticolo di prova protetto da password
Posted in News
Esempio di articolo protetto da password! Buy psychology...
Read MoreFPGA testing for DO-254 compliance
Posted in Eda News
The stringent design assurance guideline imposed by DO-254 for custom micro-coded devices like FPGAs present significant verification challenges within the avionics community. As the complexity of the FPGA design increases, so does the verification activities needed to satisfy the verification objectives of DO-254. As defined in the guidance, verification process activities may be satisfied through a combination of methods such as peer...
Read More